Logic Synthesis and SOC Prototyping : RTL Design using VHDL by Vaibbhav Taraate - Hardback

AED562.44
(0) Write a Review
SKU:
9789811513138
UPC:
9789811513138

Product Description

ISBN: 9789811513138
TITLE: Logic Synthesis and SOC Prototyping : RTL Design using VHDL
AUTHOR: Vaibbhav Taraate
PUBLISHER: Springer Verlag, Singapore
PUBLISHER DATE: 30 Jan 2020

Other Details

ISBN:
9789811513138
Author:
Vaibbhav Taraate
Publisher:
Springer Verlag, Singapore
Publisher Date:
Published:30 Jan 2020
Book Format:
Hardback