ASIC Design and Synthesis : RTL Design Using Verilog by Vaibbhav Taraate - Hardback

AED907.44
(0) Write a Review
SKU:
9789813346413
UPC:
9789813346413

Product Description

ISBN: 9789813346413
TITLE: ASIC Design and Synthesis : RTL Design Using Verilog
AUTHOR: Vaibbhav Taraate
PUBLISHER: Springer Verlag, Singapore
PUBLISHER DATE: 7 Jan 2021

Other Details

ISBN:
9789813346413
Author:
Vaibbhav Taraate
Publisher:
Springer Verlag, Singapore
Publisher Date:
Published:7 Jan 2021
Book Format:
Hardback