ASIC Design and Synthesis : RTL Design Using Verilog by Vaibbhav Taraate - Paperback

AED677.44
(0) Write a Review
SKU:
9789813346444
UPC:
9789813346444

Product Description

ISBN: 9789813346444
TITLE: ASIC Design and Synthesis : RTL Design Using Verilog
AUTHOR: Vaibbhav Taraate
PUBLISHER: Springer Verlag, Singapore
PUBLISHER DATE: 8 Jan 2022

Other Details

ISBN:
9789813346444
Author:
Vaibbhav Taraate
Publisher:
Springer Verlag, Singapore
Publisher Date:
Published:8 Jan 2022
Book Format:
Paperback